This is to compensate for higher aes* instruction latency on Cortex-A57. (cherry picked from commit 015364ba)