Mitigate the hazard of cache-collision timing attack on last round. The

only chance for T[ed]4 to get evicted in this module is when its cache
"overlaps" with last 128 bits of key schedule.