WARNING! Gitlab maintenance operation scheduled for Monday, 20 April between 12:00 and 14:00 (CET). During this time window, short service interruptions (less than 5 minutes) may occur. Thank you in advance for your understanding.

Commit 23166202 authored Nov 30, 2020 by Yann Garcia

Bugs fiexed in AtsSremSsem

parent 7f92ea7a

ttcn/SremSsem/LibItsSremSsem_Templates.ttcn

+3 −2

Original line number	Original line	Diff line number	Diff line
	@@ -137,6 +137,7 @@ module LibItsSremSsem_Templates {
	template (present) SSEM p_ssemMsg := ?		template (present) SSEM p_ssemMsg := ?
	) := {		) := {
	msgIn := p_ssemMsg,		msgIn := p_ssemMsg,
			recvTime := *,
	gnNextHeader := *,		gnNextHeader := *,
	gnHeaderType := *,		gnHeaderType := *,
	gnHeaderSubtype := *,		gnHeaderSubtype := *,
	@@ -507,8 +508,8 @@ module LibItsSremSsem_Templates {
	template (present) RequestorDescription p_requestor := ?,		template (present) RequestorDescription p_requestor := ?,
	template (present) SignalRequestList p_requests := ?,		template (present) SignalRequestList p_requests := ?,
	template (present) MsgCount p_sequenceNumber := ?,		template (present) MsgCount p_sequenceNumber := ?,
	template MinuteOfTheYear p_timeStamp := *,		template (present) DSecond p_second := ?,
	template DSecond p_second := *		template MinuteOfTheYear p_timeStamp := *
	) modifies mw_defaultSrem := {		) modifies mw_defaultSrem := {
	timeStamp := p_timeStamp,		timeStamp := p_timeStamp,
	second := p_second,		second := p_second,

ttcn/SremSsem/LibItsSremSsem_TestSystem.ttcn

+1 −0

Original line number	Original line	Diff line number	Diff line
	@@ -123,6 +123,7 @@ module LibItsSremSsem_TestSystem {

	type record SsemInd {		type record SsemInd {
	SSEM msgIn,		SSEM msgIn,
			UInt64 recvTime optional,
	UInt8 gnNextHeader optional,		UInt8 gnNextHeader optional,
	UInt8 gnHeaderType optional,		UInt8 gnHeaderType optional,
	UInt8 gnHeaderSubtype optional,		UInt8 gnHeaderSubtype optional,