Newer
Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
module LibItsRtcmem_TestSystem {
// LibCommon
import from LibCommon_BasicTypesAndValues all;
import from LibCommon_Time all;
import from LibCommon_Sync all;
import from LibCommon_DataStrings all;
// LibIts
import from ITS_Container language "ASN.1:1997" all;
import from RTCMEM_PDU_Descriptions language "ASN.1:1997" all;
import from EfcDsrcGeneric language "ASN.1:1997" all;
// LibItsCommon
import from LibItsCommon_TestSystem all;
import from LibItsCommon_TypesAndValues all;
// LibItsRtcmem
import from LibItsRtcmem_TypesAndValues all;
group portDefinitions {
/**
* @desc Adapter control port
*/
type port AdapterControlPort message {
out
AcSecPrimitive;
in
AdapterControlResults;
} // end AdapterControlPort
/**
* @desc Upper Tester port
*/
type port UpperTesterPort message {
out
UtRtcmemInitialize, UtRtcmemTrigger, UtRtcmemUpdate;
in
UtRtcmemResults, UtRtcmemEventInd;
} // end UpperTesterPort
} // end portDefinitions
group interfacePorts {
/**
* @desc Application MapSpat Port
*/
type port RtcmemPort message {
in RtcmemInd;
out RtcmemReq
}
} // End of group interfacePorts
/**
* @desc ITS System Adapter
*/
type component ItsRtcmemSystem {
port AdapterControlPort acPort;
port UpperTesterPort utPort;
port RtcmemPort rtcmemPort;
} // End of component ITS System Adapter
/**
* @desc Test component for ITS SREM-SSEM application layer
*/
type component ItsRtcmem extends ItsBaseComponent {
port AdapterControlPort acPort;
port UpperTesterPort utPort;
port RtcmemPort rtcmemPort;
//timers
//component variables
var RtcmemInd vc_mapMsg;
var UtRtcmemEventIndList vc_utRtcmemEvents := {};
//default
var default vc_default := null;
//global variables
var boolean vc_rtcmemReceived := false;
var boolean vc_rtcmemDefaultActive := true;
} // End of component ItsRtcmem
group ApplPrimitives {
type record RtcmemInd {
RTCMEM msgIn,
UInt8 gnNextHeader optional,
UInt8 gnHeaderType optional,
UInt8 gnHeaderSubtype optional,
UInt32 gnLifetime optional,
UInt8 gnTrafficClass optional,
UInt16 btpDestinationPort optional,
UInt16 btpInfo optional,
Bit256 ssp optional,
UInt32 its_aid optional
}
with {
encode (msgIn) "PER"
}
type record of RtcmemInd RtcmemInds;
/**
* @desc Appl SREM and SSEM Request Primitive
*/
type record RtcmemReq {
RTCMEM msgOut
}
with {
encode (msgOut) "PER"
}
} with {
variant ""
encode "LibIts_Interface"
} // End of group ApplPrimitives
} // End of module LibItsRtcmem_TestSystem