Commit e7dd269b authored by pintar's avatar pintar
Browse files

LibIot_TestSystem data are moved into LibIot_TestInterface module

Comments are added
parent dcfff489
Loading
Loading
Loading
Loading
+81 −13
Original line number Diff line number Diff line
/*
 *	@author 	STF 370
 *  @version    $Id: LibIot_TestInterface.ttcn 16 2009-06-16 15:06:42Z pintar $
 *	@desc		This module provides the types and components used by the test 
 *				system component for Interoperability tests.
 */

module LibIot_TestInterface {

	import from LibIot_TypesAndValues {
		const all;
		type ComponentIdList, DefaultList;
	}
	import from LibIot_TestInterface {
		type MonitorPort, DeviceControllPort, TriggerPort;	
	}

	import from LibCommon_Sync all;
	
	
	/**
	* @desc 	interfaces to the SUT 
@@ -13,6 +27,56 @@ module LibIot_TestInterface {
		port TriggerPort tPort[c_NUM_OF_TRIGGER_POINTS];
	}
	
	group abstractTestComponents {
		/**
		* @desc
		*     used to coordinate the behavior of other components. It is in charge
		*     of controlling the overall execution, manangement of testing phases,
		*     test verdicts collection and synchronization. Used as MTC.
		*/
		type component TestCoordinator extends TestOracle {
			var ComponentIdList vc_compIds;
		}
    	
		/**
		* @desc
		*     collecting information to manage E2E and conformance verdicts.
		*     Can be used as MTC.
		*/				
		type component TestOracle extends ServerSyncComp {
			port VerdictPort vPort[c_NUM_OF_MONITORS];
			var DefaultList vc_monitorDefaults[c_NUM_OF_MONITORS];
		}
    	
		/**
		* @desc
		*     providing minitoring functionality of involved interfaces. Used as
		*     PTC.
		*/
		type component TestMonitor extends SelfSyncComp {
        	port VerdictPort vPort;
			port MonitorPort mPort;
		}
    	
		/**
		* @desc Stimulate the SUT. Used as PTC.
		*/
		type component TestDriver extends SelfSyncComp {

		}
    	
		/**
		* @desc Configures the SUT or interconnecting network. Used as PTC.
		*/
		type component DeviceControl extends SelfSyncComp {

		}
	}// end group abstractTestComponents
	
	group portDefinitions {
		type port VerdictPort message {
			inout all; // TODO specify this more in detail	
		}
		
		type port MonitorPort message {
			in all;
@@ -25,4 +89,8 @@ module LibIot_TestInterface {
		type port TriggerPort procedure {
			inout all; 
		}	
	}// end group portDefinitions
	
	
	
}
 No newline at end of file