Commit 25866e39 authored by Andy Polyakov's avatar Andy Polyakov
Browse files

Commentary update for AES IA-64 assembler module.

parent 3b3df98c
Loading
Loading
Loading
Loading
+4 −1
Original line number Diff line number Diff line
@@ -48,13 +48,16 @@ te0=r40; te1=r41; te2=r42; te3=r43;
# define ADDP	add
#endif

// Why is the key schedule sparse on 64-bit architectures? When/if we fix
// it in C, these are the lines to modify accordingly.
#ifndef	KSZ
# define KSZ	8
# define LDKEY	ld8
#endif

// void AES_encrypt (const void *in,void *out,const AES_KEY *key);
// measured timing om Itanium 2 is (48 + 14*rounds) cycles
// measured timing on Itanium 2 is (48 + 14*rounds) cycles, or
// 11.75 cycles per byte for 128 bit key...
.global	AES_encrypt#
.proc	AES_encrypt#
.align	32