Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
ITS - Intelligent Transport Systems
ITS
Commits
4c7ac431
Commit
4c7ac431
authored
Jan 29, 2021
by
Yann Garcia
Browse files
AtsRSUsSimulator
parent
fce182a6
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
8 additions
and
2 deletions
+8
-2
ccsrc/EncDec/module.mk
ccsrc/EncDec/module.mk
+1
-0
ccsrc/Ports/LibIts_ports/UpperTesterPort.hh
ccsrc/Ports/LibIts_ports/UpperTesterPort.hh
+2
-2
ttcn/AtsRSUsSimulator/module.mk
ttcn/AtsRSUsSimulator/module.mk
+5
-0
No files found.
ccsrc/EncDec/module.mk
View file @
4c7ac431
...
@@ -28,6 +28,7 @@ sources += \
...
@@ -28,6 +28,7 @@ sources += \
LibItsHttp_Encdec.cc
\
LibItsHttp_Encdec.cc
\
LibItsMapemSpatem_Encdec.cc
\
LibItsMapemSpatem_Encdec.cc
\
LibItsSremSsem_Encdec.cc
\
LibItsSremSsem_Encdec.cc
\
LibItsRtcmem_Encdec.cc
\
LibItsIvim_Encdec.cc
\
LibItsIvim_Encdec.cc
\
LibItsPki_Encdec.cc
LibItsPki_Encdec.cc
...
...
ccsrc/Ports/LibIts_ports/UpperTesterPort.hh
View file @
4c7ac431
...
@@ -56,7 +56,7 @@
...
@@ -56,7 +56,7 @@
#include "Rtcmem_ports/UpperTesterPort_Rtcmem.hh"
#include "Rtcmem_ports/UpperTesterPort_Rtcmem.hh"
#endif
#endif
#ifdef AtsRSUsSimulator // Th
s
i is not an Abstract Test Suit, but an helper tool to simulate basic RSU/OBU functionalities
#ifdef AtsRSUsSimulator // Thi
s
is not an Abstract Test Suit, but an helper tool to simulate basic RSU/OBU functionalities
#include "GN_ports/UpperTesterPort_GN.hh"
#include "GN_ports/UpperTesterPort_GN.hh"
#include "BTP_ports/UpperTesterPort_BTP.hh"
#include "BTP_ports/UpperTesterPort_BTP.hh"
#include "CAM_ports/UpperTesterPort_CAM.hh"
#include "CAM_ports/UpperTesterPort_CAM.hh"
...
@@ -121,7 +121,7 @@
...
@@ -121,7 +121,7 @@
#include "UpperTesterPort_Rtcmem.hh"
#include "UpperTesterPort_Rtcmem.hh"
#endif
#endif
#ifdef AtsRSUsSimulator // Th
s
i is not an Abstract Test Suit, but an helper tool to simulate basic RSU/OBU functionalities
#ifdef AtsRSUsSimulator // Thi
s
is not an Abstract Test Suit, but an helper tool to simulate basic RSU/OBU functionalities
#include "UpperTesterPort_GN.hh"
#include "UpperTesterPort_GN.hh"
#include "UpperTesterPort_BTP.hh"
#include "UpperTesterPort_BTP.hh"
#include "UpperTesterPort_CAM.hh"
#include "UpperTesterPort_CAM.hh"
...
...
ttcn/AtsRSUsSimulator/module.mk
View file @
4c7ac431
...
@@ -37,6 +37,7 @@ modules := ../LibCommon \
...
@@ -37,6 +37,7 @@ modules := ../LibCommon \
../../ccsrc/Ports/LibIts_ports/IVIM_ports
\
../../ccsrc/Ports/LibIts_ports/IVIM_ports
\
../../ccsrc/Ports/LibIts_ports/MapemSpatem_ports
\
../../ccsrc/Ports/LibIts_ports/MapemSpatem_ports
\
../../ccsrc/Ports/LibIts_ports/SremSsem_ports
\
../../ccsrc/Ports/LibIts_ports/SremSsem_ports
\
../../ccsrc/Ports/LibIts_ports/Rtcmem_ports
\
../../ccsrc/Ports/LibIts_ports/Pki_ports
\
../../ccsrc/Ports/LibIts_ports/Pki_ports
\
../../ccsrc/Ports/LibIts_ports/RSUsSimulator_ports
\
../../ccsrc/Ports/LibIts_ports/RSUsSimulator_ports
\
../../ccsrc/EncDec
\
../../ccsrc/EncDec
\
...
@@ -55,5 +56,9 @@ modules := ../LibCommon \
...
@@ -55,5 +56,9 @@ modules := ../LibCommon \
../../ccsrc/Protocols/DENM
\
../../ccsrc/Protocols/DENM
\
../../ccsrc/Protocols/IVIM
\
../../ccsrc/Protocols/IVIM
\
../../ccsrc/Protocols/MapemSpatem
\
../../ccsrc/Protocols/MapemSpatem
\
../../ccsrc/Protocols/Rtcmem
\
../../ccsrc/Protocols/SremSsem
\
../../ccsrc/Protocols/SremSsem
\
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment